10.1 Notes on CACHE Instruction Operations
Invalidation
When a block is invalidated in the secondary cache, all subset blocks in the primary cache are also invalidated. The StateMod bits on invalidated block in the primary data cache are set to "001" (Normal) during any invalidation.
Copyright 1995, MIPS Technologies, Inc. -- 29 JAN 96
Generated with CERN WebMaker